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D.J. Wallis, C. Humphreys and I.G. ThayneELECTThe impact of the stress in room temperature inductively coupled
plasma chemical vapour deposited (ICP-CVD) SiNx surface passiva-
tion layers on off-state drain (IDS-off) and gate leakage currents (IGS)
in AlGaN/GaN high electron mobility transistors (HEMTs) is reported.
IDS-off and IGS in 2 μm gate length devices were reduced by up to four
orders of magnitude to ∼10 pA/mm using a compressively stressed
bilayer SiNx passivation scheme. In addition, Ion/Ioff of ∼1011 and sub-
threshold slope of 68 mV/dec were obtained using this strain engin-
eered surface passivation approach.Introduction: AlGaN/GaN HEMTs are a promising candidate for power
and RF electronics due to the high breakdown voltage, high electron
saturation velocity and good thermal stability of the GaN-based material
system [1, 2]. Off-state drain to source (IDS-off) and gate leakage (IGS)
currents must be minimised in these devices to improve the efﬁciency
of their power switching. To reduce leakage currents, Al2O3 passivation
deposited by atomic layer deposition, wet chemical or plasma surface
treatment before passivation and annealing after gate metal deposition
have been reported [3–6]. SiNx has been widely used for surface passi-
vation between the transistor gate and drain and shown to be effective
in reducing current collapse and DC-to-RF dispersion arising from the
large density of surface states and trapped surface charge [7].
Optimisation of the properties of the SiNx passivation ﬁlm has been
reported, including the impact of stress in the SiNx ﬁlm on the properties
of an AlGaN/GaN HEMT by Gregušová et al. [8]. Fehlberg et al. [9]
used Hall Bars to investigate the impact of stress in SiNx deposited
ﬁlms on the electrical transport properties of AlGaN/GaN heterostruc-
tures. To date, all reports on the impact of stressed SiNx ﬁlms have
been restricted to passivation layers deposited by plasma enhanced
chemical vapour deposition (PE-CVD) techniqueswith amaximum com-
pressive stress of 150 MPa. Moreover, the use of SiNx by PE-CVD as a
surface passivant can result in increased IDS-off and IGS [10]. To mitigate
these effects, in this Letter, we compare the impact of both tensile and
compressive stress in the range of −1622 to + 440 MPa in room temp-
erature deposited ICP-CVD SiNx surface passivation ﬁlms on AlGaN/
GaN HEMTs. A signiﬁcant reduction in IDS-off and IGS was observed
for the optimally stressed ﬁlms.Fabrication process: The AlGaN/GaN heterostructure epi-layers of this
study were grown on a silicon substrate by metal organic chemical
vapour deposition. From the substrate, the layer structure comprised a
0.25 μm AlN nucleation layer; a 1018 cm−3 carbon doped buffer layer
comprising a graded 1.8 μm AlGaN layer, followed by a 0.8 μm GaN
layer; a 0.25 μm undoped GaN channel; a 1 nm mobility enhancing
AlN interlayer; a 27 nm Al0.27Ga0.73N barrier and a 2 nm GaN cap
layer. Transistors were fabricated by ﬁrst performing an electron beam
evaporation of 30/180/40/100 nm Ti/Al/Ni/Au source and drain ohmic
contacts which were annealed at 770°C for 30 s in N2, followed by a
600 nm mesa isolation etch in a SiCl4-based plasma chemistry. Then,
2 μm length, 20/200 nm thick Ni/Au Schottky gate contacts were
deﬁned by photolithography between the source and drain contacts.
At this point, the ‘unpassivated’ transistor characteristics were measured
on all samples.
The stress of an ICP-CVD SiNx passivation ﬁlm can be adjusted by
changing the ICP and RF platen powers [11]. Initially, without any
surface pre-treatments, single layers of SiNx of various stresses were
deposited on device samples described above as shown schematically
in Fig. 1a. The stress in the ﬁlms of Table 1 was determined when
deposited on silicon substrates. With the exception of ﬁlms (I and V)
in Table 1, referred to elsewhere as ‘conventional SiNx’, all the other
ﬁlms (II to IV of Table 1) cracked or delaminated; an example is
shown in Fig. 2a. It was discovered that this situation could be overcome
by ﬁrst depositing 70 nm SiNx ﬁlms using process (I) in Table 1
followed by the higher stress ﬁlms [(II) to (V) of Table 1]. ‘A typical
bilayer’ ﬁlms are shown in Figs. 1b and 2b.RONICS LETTERS 26th July 2018 Vol. 54 Nsource sourcegate gatehigh stress SiNx
high stress SiNx
conventional SiNxdrain drain
2 nm GaN
1 nm AlN
27 nm AlGaN
250 nm GaN
buffer/nucleation layer
Si substrate
2 nm GaN
1 nm AlN
27 nm AlGaN
250 nm GaN
buffer/nucleation layer
Si substrate
a b
Fig. 1 Cross-section of surface passivation
a ‘High’ stressed single layer surface passivation
b ‘High/conventional’ stressed bilayer surface passivation
Table 1: Stress conditions and type of SiNxRef.o. 1ICP
power, W5 pp.Platen
power, W947–949Chamber
pressure, mTStress, MPa
Refractive
index(I) 200 0 5 −280 (compressive) 2.01
(II) 200 4 5 −616 (compressive) 1.99(III) 300 4 5
−1163
(compressive)
1.93(IV) 300 8 5
−1622
(compressive)
1.89(V) 300 0 7 + 440 (tensile) 1.72Fig. 2 SEM image of surface passivation
a ‘High’ stressed single layer surface passivation
b ‘High/conventional’ stressed bilayer surface passivation
Measurement results and discussion: Fig. 3 shows room temperature
electron mobility (μn) and carrier concentration (ns) as a function of
various stress of SiNx bilayer as determined by Van der Pauw test struc-
ture measurement. Electron mobility is increased and carrier concen-
tration is decreased as a consequence of highly compressive stress of
SiNx. This suggests either highly compressive stress of SiNx passivation
schemes have reduction of net positive charge effect at the GaN surface
and/or the presence of ﬁxed positive charge in the SiNx ﬁlms [12].
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Fig. 3 Room temperature Van der Pauw evaluation
a Stress–electron mobility by various passivation schemes
b Stress–carrier concentration by various passivation schemes
Fig. 4a shows semi-log scale IDS–VGS and IGS–VGS characteristics for
the single and bilayer passivation schemes and are compared with
unpassivated devices. The incorporation of passivations (I) + (II) and
(I) + (V) result in three orders of magnitude increase in IDS-off and IGS,
when compared to unpassivated devices which have leakage currents
of order 10 nA/mm. In contrast, devices with passivation (I) + (IV)
have around four orders of magnitude reduction in IDS-off and IG,
when compared to unpassivated devices. Devices with passivation
(I) + (IV) demonstrated Ion/Ioff ratio of ∼1011 and subthreshold slope
of 68 mV/dec. Fig. 4b shows reverse Schottky gate leakage comparison
of unpassivated and various stressed SiNx surface passivation schemes.
The rank of Schottky reverse bias leakage is same as IGS leakage of Fig.
4a. Figs. 5a and b, respectively, show the IDS–VDS three terminal off-
state leakage current and IGS–VDS lateral isolated leakage current
(Ibuffer) characteristics for the various passivation schemes. These
clearly show the bilayer passivation (I) + (IV) is optimal in reducing
these contributors to device leakage current.
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Fig. 4 Semi-log scale off-state and gate leakage comparison of unpassivated
and various stressed SiNx surface passivation schemes
a IDS–VGS and IGS–VGS comparison (WG = 100 μm, LGS = 2 μm, LG = 2 μm,
LGD = 7 μm)
b Reverse Schottky gate leakage comparison
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Fig. 5 Semi-log scale off-state and lateral isolated leakage comparison of
unpassivated and various stressed SiNx surface passivation schemes
a IDS–VDS and IGS–VDS off-state leakage current characteristics (WG = 100 μm,
LGS = 2 μm, LG = 2 μm, LGD = 7 μm)
b Lateral isolated leakage current characteristics
Conclusion: In this Letter, the impact of stress in ICP-CVD SiNx
surface passivation layers deposited at room temperature on IDS-off
and IGS in AlGaN/GaN HEMTs is assessed. The use of a bilayer SiNx
passivation scheme comprising 70 nm 280 MPa compressively strained
ﬁlm followed by a 150 nm 1.6 GPa compressively strained layer resulted
in IDS-off and IGS reduction by up to four orders of magnitude when com-
pared to unpassivated devices and up to seven orders of magnitude in
comparison with devices with a single 70 nm 280 MPa compressively
strained passivation layer. IDS-off and IGS of ∼10 pA/mm, Ion/Ioff of
∼1011 and subthreshold slope of 68 mV/dec are obtained using the
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